aboutsummaryrefslogtreecommitdiff
path: root/src/cmd/internal/obj
diff options
context:
space:
mode:
Diffstat (limited to 'src/cmd/internal/obj')
-rw-r--r--src/cmd/internal/obj/riscv/anames.go4
-rw-r--r--src/cmd/internal/obj/riscv/cpu.go4
-rw-r--r--src/cmd/internal/obj/riscv/obj.go8
3 files changed, 7 insertions, 9 deletions
diff --git a/src/cmd/internal/obj/riscv/anames.go b/src/cmd/internal/obj/riscv/anames.go
index a8807fc7a8..6c48e2f7de 100644
--- a/src/cmd/internal/obj/riscv/anames.go
+++ b/src/cmd/internal/obj/riscv/anames.go
@@ -195,20 +195,16 @@ var Anames = []string{
"FLTQ",
"FCLASSQ",
"CLWSP",
- "CFLWSP",
"CLDSP",
"CFLDSP",
"CSWSP",
"CSDSP",
- "CFSWSP",
"CFSDSP",
"CLW",
"CLD",
- "CFLW",
"CFLD",
"CSW",
"CSD",
- "CFSW",
"CFSD",
"CJ",
"CJR",
diff --git a/src/cmd/internal/obj/riscv/cpu.go b/src/cmd/internal/obj/riscv/cpu.go
index 305ef061e3..60174a0b3a 100644
--- a/src/cmd/internal/obj/riscv/cpu.go
+++ b/src/cmd/internal/obj/riscv/cpu.go
@@ -588,22 +588,18 @@ const (
// 26.3.1: Compressed Stack-Pointer-Based Loads and Stores
ACLWSP
- ACFLWSP
ACLDSP
ACFLDSP
ACSWSP
ACSDSP
- ACFSWSP
ACFSDSP
// 26.3.2: Compressed Register-Based Loads and Stores
ACLW
ACLD
- ACFLW
ACFLD
ACSW
ACSD
- ACFSW
ACFSD
// 26.4: Compressed Control Transfer Instructions
diff --git a/src/cmd/internal/obj/riscv/obj.go b/src/cmd/internal/obj/riscv/obj.go
index 9d595f301c..91642ffbcb 100644
--- a/src/cmd/internal/obj/riscv/obj.go
+++ b/src/cmd/internal/obj/riscv/obj.go
@@ -2176,6 +2176,12 @@ var instructions = [ALAST & obj.AMask]instructionData{
AVSOXEI32V & obj.AMask: {enc: sVIVEncoding},
AVSOXEI64V & obj.AMask: {enc: sVIVEncoding},
+ // 31.7.7: Unit-stride Fault-Only-First Loads
+ AVLE8FFV & obj.AMask: {enc: iVEncoding},
+ AVLE16FFV & obj.AMask: {enc: iVEncoding},
+ AVLE32FFV & obj.AMask: {enc: iVEncoding},
+ AVLE64FFV & obj.AMask: {enc: iVEncoding},
+
// 31.7.8: Vector Load/Store Segment Instructions
AVLSEG2E8V & obj.AMask: {enc: iVEncoding},
AVLSEG3E8V & obj.AMask: {enc: iVEncoding},
@@ -3839,7 +3845,7 @@ func instructionsForProg(p *obj.Prog) []*instruction {
ins.rs1 = uint32(p.From.Offset)
}
- case AVLE8V, AVLE16V, AVLE32V, AVLE64V, AVSE8V, AVSE16V, AVSE32V, AVSE64V, AVLMV, AVSMV,
+ case AVLE8V, AVLE16V, AVLE32V, AVLE64V, AVSE8V, AVSE16V, AVSE32V, AVSE64V, AVLE8FFV, AVLE16FFV, AVLE32FFV, AVLE64FFV, AVLMV, AVSMV,
AVLSEG2E8V, AVLSEG3E8V, AVLSEG4E8V, AVLSEG5E8V, AVLSEG6E8V, AVLSEG7E8V, AVLSEG8E8V,
AVLSEG2E16V, AVLSEG3E16V, AVLSEG4E16V, AVLSEG5E16V, AVLSEG6E16V, AVLSEG7E16V, AVLSEG8E16V,
AVLSEG2E32V, AVLSEG3E32V, AVLSEG4E32V, AVLSEG5E32V, AVLSEG6E32V, AVLSEG7E32V, AVLSEG8E32V,