aboutsummaryrefslogtreecommitdiff
path: root/src/math/bits
diff options
context:
space:
mode:
authorisharipo <iskander.sharipov@intel.com>2017-10-03 18:43:33 +0300
committerIlya Tocar <ilya.tocar@intel.com>2017-10-06 15:44:54 +0000
commit41fa265db0548d25cb5eb84e80a537128a7172ac (patch)
treedeb33cf9444472eef5bef906a1ee52e81872dbb1 /src/math/bits
parentca5127cbcdaf54beec8245d97d251988e634c7c0 (diff)
downloadgo-41fa265db0548d25cb5eb84e80a537128a7172ac.tar.xz
obj/x86: make VEX-specified-register explicit
"VEX.vvvv" field (VSR, VEX-specified-register) made explicit in Optab encoding. vexNDS, vexNDD, vexDDS and vexNOVSR do nothing, this change does not produce any noticeable effect. Rationale behind this change: - keep more information inside optab entries - make encodings match SDM more closely - one less special rule to keep in mind Pvex optabs are updated based on the Intel SDM descriptions. Unused VEX combinations are removed; it is problematic to choose VSR combinations for them without actual Optabs that use them. The origin of this idea can be found in: https://go-review.googlesource.com/#/c/arch/+/66972/ Change-Id: I54634a72b44d61f4b924a1e45f2240aab7384dc2 Reviewed-on: https://go-review.googlesource.com/67890 Run-TryBot: Iskander Sharipov <iskander.sharipov@intel.com> TryBot-Result: Gobot Gobot <gobot@golang.org> Reviewed-by: Russ Cox <rsc@golang.org>
Diffstat (limited to 'src/math/bits')
0 files changed, 0 insertions, 0 deletions