diff options
| author | Marcel Meyer <mm.marcelmeyer@gmail.com> | 2023-01-07 13:10:38 +0000 |
|---|---|---|
| committer | Gopher Robot <gobot@golang.org> | 2023-01-09 15:34:31 +0000 |
| commit | 841c3eb16646651d775dbf0ddfda1138aca5598a (patch) | |
| tree | 507224f1dafdee361298b3fb5a19f2d84a655035 /src/cmd/internal | |
| parent | f721fa3be9bb52524f97b409606f9423437535e8 (diff) | |
| download | go-841c3eb16646651d775dbf0ddfda1138aca5598a.tar.xz | |
all: fix typos in go file comments
These typos were found by executing grep, aspell, sort, and uniq in
a pipe and searching the resulting list manually for possible typos.
grep -r --include '*.go' -E '^// .*$' . | aspell list | sort | uniq
Change-Id: I56281eda3b178968fbf104de1f71316c1feac64f
GitHub-Last-Rev: e91c7cee340fadfa32b0c1773e4e5cd1ca567638
GitHub-Pull-Request: golang/go#57669
Reviewed-on: https://go-review.googlesource.com/c/go/+/460767
Run-TryBot: Ian Lance Taylor <iant@golang.org>
Auto-Submit: Ian Lance Taylor <iant@google.com>
TryBot-Result: Gopher Robot <gobot@golang.org>
Run-TryBot: Ian Lance Taylor <iant@google.com>
Reviewed-by: Bryan Mills <bcmills@google.com>
Reviewed-by: Ian Lance Taylor <iant@google.com>
Diffstat (limited to 'src/cmd/internal')
| -rw-r--r-- | src/cmd/internal/obj/arm64/asm7.go | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/src/cmd/internal/obj/arm64/asm7.go b/src/cmd/internal/obj/arm64/asm7.go index d7a28388e5..db18bc8e0a 100644 --- a/src/cmd/internal/obj/arm64/asm7.go +++ b/src/cmd/internal/obj/arm64/asm7.go @@ -3215,7 +3215,7 @@ func SYSARG4(op1 int, Cn int, Cm int, op2 int) int { return SYSARG5(0, op1, Cn, Cm, op2) } -// checkUnpredictable checks if the sourse and transfer registers are the same register. +// checkUnpredictable checks if the source and transfer registers are the same register. // ARM64 manual says it is "constrained unpredictable" if the src and dst registers of STP/LDP are same. func (c *ctxt7) checkUnpredictable(p *obj.Prog, isload bool, wback bool, rn int16, rt1 int16, rt2 int16) { if wback && rn != REGSP && (rn == rt1 || rn == rt2) { |