aboutsummaryrefslogtreecommitdiff
path: root/src/cmd/asm
diff options
context:
space:
mode:
authorRoland Shoemaker <roland@golang.org>2024-07-10 17:02:34 -0500
committerRoland Shoemaker <roland@golang.org>2024-07-24 18:45:14 +0000
commitb5c2b1ec13f324743613bb33cbe6c664974db48e (patch)
tree353d597e68c88a4d446652dd6750839b2513844e /src/cmd/asm
parentc0eac35a4cd3ca16d3d1fc153a155b0b18f49633 (diff)
downloadgo-b5c2b1ec13f324743613bb33cbe6c664974db48e.tar.xz
cmd/internal/obj/arm64: support MSR DIT
Set the right instruction bits in asmout in order to allow using MSR with DIT and an immediate value. This allows us to avoid using an intermediary register when we want to set DIT (unsetting DIT already worked with the zero register). Ref: https://developer.arm.com/documentation/ddi0602/2024-06/Base-Instructions/MSR--immediate---Move-immediate-value-to-special-register-?lang=en Change-Id: Id049a0b4e0feb534cea992553228f9b5e12ddcea Reviewed-on: https://go-review.googlesource.com/c/go/+/597595 LUCI-TryBot-Result: Go LUCI <golang-scoped@luci-project-accounts.iam.gserviceaccount.com> Reviewed-by: Cherry Mui <cherryyz@google.com>
Diffstat (limited to 'src/cmd/asm')
-rw-r--r--src/cmd/asm/internal/asm/testdata/arm64.s1
1 files changed, 1 insertions, 0 deletions
diff --git a/src/cmd/asm/internal/asm/testdata/arm64.s b/src/cmd/asm/internal/asm/testdata/arm64.s
index f12cdaf921..14a1c9141d 100644
--- a/src/cmd/asm/internal/asm/testdata/arm64.s
+++ b/src/cmd/asm/internal/asm/testdata/arm64.s
@@ -1777,6 +1777,7 @@ next:
MSR R17, ZCR_EL1 // 111218d5
SYS $32768, R1 // 018008d5
SYS $32768 // 1f8008d5
+ MSR $1, DIT // 5f4103d5
// TLBI instruction
TLBI VMALLE1IS // 1f8308d5