aboutsummaryrefslogtreecommitdiff
path: root/src/cmd
diff options
context:
space:
mode:
authorCherry Mui <cherryyz@google.com>2025-12-29 11:30:33 -0500
committerCherry Mui <cherryyz@google.com>2025-12-29 16:20:42 -0800
commit76dddce29302681bdddafd4cbc27db66802414dd (patch)
treea3170ce19a1c23e87bc59e9b5374a172189da693 /src/cmd
parent6ecdd2fc6e58c0cd2b788032a85f7845af10c922 (diff)
downloadgo-76dddce29302681bdddafd4cbc27db66802414dd.tar.xz
simd/archsimd: remove redundant suffix of ExtendLo operations
For methods like ExtendLo2ToInt64x2, the last "x2" is redundant, as it is already mentioned in "Lo2". Remove it, so it is just ExtendLo2ToInt64. Change-Id: I490afd818c40bb7a4ef15c249723895735bd6488 Reviewed-on: https://go-review.googlesource.com/c/go/+/733100 LUCI-TryBot-Result: Go LUCI <golang-scoped@luci-project-accounts.iam.gserviceaccount.com> Reviewed-by: David Chase <drchase@google.com>
Diffstat (limited to 'src/cmd')
-rw-r--r--src/cmd/compile/internal/ssa/_gen/simdAMD64.rules40
-rw-r--r--src/cmd/compile/internal/ssa/_gen/simdgenericOps.go40
-rw-r--r--src/cmd/compile/internal/ssa/opGen.go80
-rw-r--r--src/cmd/compile/internal/ssa/rewriteAMD64.go40
-rw-r--r--src/cmd/compile/internal/ssagen/simdintrinsics.go40
5 files changed, 120 insertions, 120 deletions
diff --git a/src/cmd/compile/internal/ssa/_gen/simdAMD64.rules b/src/cmd/compile/internal/ssa/_gen/simdAMD64.rules
index a7a6a3f7a1..8a5b70da30 100644
--- a/src/cmd/compile/internal/ssa/_gen/simdAMD64.rules
+++ b/src/cmd/compile/internal/ssa/_gen/simdAMD64.rules
@@ -376,26 +376,26 @@
(ExpandUint64x2 x mask) => (VPEXPANDQMasked128 x (VPMOVVec64x2ToM <types.TypeMask> mask))
(ExpandUint64x4 x mask) => (VPEXPANDQMasked256 x (VPMOVVec64x4ToM <types.TypeMask> mask))
(ExpandUint64x8 x mask) => (VPEXPANDQMasked512 x (VPMOVVec64x8ToM <types.TypeMask> mask))
-(ExtendLo2ToInt64x2Int8x16 ...) => (VPMOVSXBQ128 ...)
-(ExtendLo2ToInt64x2Int16x8 ...) => (VPMOVSXWQ128 ...)
-(ExtendLo2ToInt64x2Int32x4 ...) => (VPMOVSXDQ128 ...)
-(ExtendLo2ToUint64x2Uint8x16 ...) => (VPMOVZXBQ128 ...)
-(ExtendLo2ToUint64x2Uint16x8 ...) => (VPMOVZXWQ128 ...)
-(ExtendLo2ToUint64x2Uint32x4 ...) => (VPMOVZXDQ128 ...)
-(ExtendLo4ToInt32x4Int8x16 ...) => (VPMOVSXBD128 ...)
-(ExtendLo4ToInt32x4Int16x8 ...) => (VPMOVSXWD128 ...)
-(ExtendLo4ToInt64x4Int8x16 ...) => (VPMOVSXBQ256 ...)
-(ExtendLo4ToInt64x4Int16x8 ...) => (VPMOVSXWQ256 ...)
-(ExtendLo4ToUint32x4Uint8x16 ...) => (VPMOVZXBD128 ...)
-(ExtendLo4ToUint32x4Uint16x8 ...) => (VPMOVZXWD128 ...)
-(ExtendLo4ToUint64x4Uint8x16 ...) => (VPMOVZXBQ256 ...)
-(ExtendLo4ToUint64x4Uint16x8 ...) => (VPMOVZXWQ256 ...)
-(ExtendLo8ToInt16x8Int8x16 ...) => (VPMOVSXBW128 ...)
-(ExtendLo8ToInt32x8Int8x16 ...) => (VPMOVSXBD256 ...)
-(ExtendLo8ToInt64x8Int8x16 ...) => (VPMOVSXBQ512 ...)
-(ExtendLo8ToUint16x8Uint8x16 ...) => (VPMOVZXBW128 ...)
-(ExtendLo8ToUint32x8Uint8x16 ...) => (VPMOVZXBD256 ...)
-(ExtendLo8ToUint64x8Uint8x16 ...) => (VPMOVZXBQ512 ...)
+(ExtendLo2ToInt64Int8x16 ...) => (VPMOVSXBQ128 ...)
+(ExtendLo2ToInt64Int16x8 ...) => (VPMOVSXWQ128 ...)
+(ExtendLo2ToInt64Int32x4 ...) => (VPMOVSXDQ128 ...)
+(ExtendLo2ToUint64Uint8x16 ...) => (VPMOVZXBQ128 ...)
+(ExtendLo2ToUint64Uint16x8 ...) => (VPMOVZXWQ128 ...)
+(ExtendLo2ToUint64Uint32x4 ...) => (VPMOVZXDQ128 ...)
+(ExtendLo4ToInt32Int8x16 ...) => (VPMOVSXBD128 ...)
+(ExtendLo4ToInt32Int16x8 ...) => (VPMOVSXWD128 ...)
+(ExtendLo4ToInt64Int8x16 ...) => (VPMOVSXBQ256 ...)
+(ExtendLo4ToInt64Int16x8 ...) => (VPMOVSXWQ256 ...)
+(ExtendLo4ToUint32Uint8x16 ...) => (VPMOVZXBD128 ...)
+(ExtendLo4ToUint32Uint16x8 ...) => (VPMOVZXWD128 ...)
+(ExtendLo4ToUint64Uint8x16 ...) => (VPMOVZXBQ256 ...)
+(ExtendLo4ToUint64Uint16x8 ...) => (VPMOVZXWQ256 ...)
+(ExtendLo8ToInt16Int8x16 ...) => (VPMOVSXBW128 ...)
+(ExtendLo8ToInt32Int8x16 ...) => (VPMOVSXBD256 ...)
+(ExtendLo8ToInt64Int8x16 ...) => (VPMOVSXBQ512 ...)
+(ExtendLo8ToUint16Uint8x16 ...) => (VPMOVZXBW128 ...)
+(ExtendLo8ToUint32Uint8x16 ...) => (VPMOVZXBD256 ...)
+(ExtendLo8ToUint64Uint8x16 ...) => (VPMOVZXBQ512 ...)
(ExtendToInt16Int8x16 ...) => (VPMOVSXBW256 ...)
(ExtendToInt16Int8x32 ...) => (VPMOVSXBW512 ...)
(ExtendToInt32Int8x16 ...) => (VPMOVSXBD512 ...)
diff --git a/src/cmd/compile/internal/ssa/_gen/simdgenericOps.go b/src/cmd/compile/internal/ssa/_gen/simdgenericOps.go
index fd43f3d61f..af1007cd54 100644
--- a/src/cmd/compile/internal/ssa/_gen/simdgenericOps.go
+++ b/src/cmd/compile/internal/ssa/_gen/simdgenericOps.go
@@ -364,26 +364,26 @@ func simdGenericOps() []opData {
{name: "ExpandUint64x2", argLength: 2, commutative: false},
{name: "ExpandUint64x4", argLength: 2, commutative: false},
{name: "ExpandUint64x8", argLength: 2, commutative: false},
- {name: "ExtendLo2ToInt64x2Int8x16", argLength: 1, commutative: false},
- {name: "ExtendLo2ToInt64x2Int16x8", argLength: 1, commutative: false},
- {name: "ExtendLo2ToInt64x2Int32x4", argLength: 1, commutative: false},
- {name: "ExtendLo2ToUint64x2Uint8x16", argLength: 1, commutative: false},
- {name: "ExtendLo2ToUint64x2Uint16x8", argLength: 1, commutative: false},
- {name: "ExtendLo2ToUint64x2Uint32x4", argLength: 1, commutative: false},
- {name: "ExtendLo4ToInt32x4Int8x16", argLength: 1, commutative: false},
- {name: "ExtendLo4ToInt32x4Int16x8", argLength: 1, commutative: false},
- {name: "ExtendLo4ToInt64x4Int8x16", argLength: 1, commutative: false},
- {name: "ExtendLo4ToInt64x4Int16x8", argLength: 1, commutative: false},
- {name: "ExtendLo4ToUint32x4Uint8x16", argLength: 1, commutative: false},
- {name: "ExtendLo4ToUint32x4Uint16x8", argLength: 1, commutative: false},
- {name: "ExtendLo4ToUint64x4Uint8x16", argLength: 1, commutative: false},
- {name: "ExtendLo4ToUint64x4Uint16x8", argLength: 1, commutative: false},
- {name: "ExtendLo8ToInt16x8Int8x16", argLength: 1, commutative: false},
- {name: "ExtendLo8ToInt32x8Int8x16", argLength: 1, commutative: false},
- {name: "ExtendLo8ToInt64x8Int8x16", argLength: 1, commutative: false},
- {name: "ExtendLo8ToUint16x8Uint8x16", argLength: 1, commutative: false},
- {name: "ExtendLo8ToUint32x8Uint8x16", argLength: 1, commutative: false},
- {name: "ExtendLo8ToUint64x8Uint8x16", argLength: 1, commutative: false},
+ {name: "ExtendLo2ToInt64Int8x16", argLength: 1, commutative: false},
+ {name: "ExtendLo2ToInt64Int16x8", argLength: 1, commutative: false},
+ {name: "ExtendLo2ToInt64Int32x4", argLength: 1, commutative: false},
+ {name: "ExtendLo2ToUint64Uint8x16", argLength: 1, commutative: false},
+ {name: "ExtendLo2ToUint64Uint16x8", argLength: 1, commutative: false},
+ {name: "ExtendLo2ToUint64Uint32x4", argLength: 1, commutative: false},
+ {name: "ExtendLo4ToInt32Int8x16", argLength: 1, commutative: false},
+ {name: "ExtendLo4ToInt32Int16x8", argLength: 1, commutative: false},
+ {name: "ExtendLo4ToInt64Int8x16", argLength: 1, commutative: false},
+ {name: "ExtendLo4ToInt64Int16x8", argLength: 1, commutative: false},
+ {name: "ExtendLo4ToUint32Uint8x16", argLength: 1, commutative: false},
+ {name: "ExtendLo4ToUint32Uint16x8", argLength: 1, commutative: false},
+ {name: "ExtendLo4ToUint64Uint8x16", argLength: 1, commutative: false},
+ {name: "ExtendLo4ToUint64Uint16x8", argLength: 1, commutative: false},
+ {name: "ExtendLo8ToInt16Int8x16", argLength: 1, commutative: false},
+ {name: "ExtendLo8ToInt32Int8x16", argLength: 1, commutative: false},
+ {name: "ExtendLo8ToInt64Int8x16", argLength: 1, commutative: false},
+ {name: "ExtendLo8ToUint16Uint8x16", argLength: 1, commutative: false},
+ {name: "ExtendLo8ToUint32Uint8x16", argLength: 1, commutative: false},
+ {name: "ExtendLo8ToUint64Uint8x16", argLength: 1, commutative: false},
{name: "ExtendToInt16Int8x16", argLength: 1, commutative: false},
{name: "ExtendToInt16Int8x32", argLength: 1, commutative: false},
{name: "ExtendToInt32Int8x16", argLength: 1, commutative: false},
diff --git a/src/cmd/compile/internal/ssa/opGen.go b/src/cmd/compile/internal/ssa/opGen.go
index f318adfd2f..d2ba15f740 100644
--- a/src/cmd/compile/internal/ssa/opGen.go
+++ b/src/cmd/compile/internal/ssa/opGen.go
@@ -6518,26 +6518,26 @@ const (
OpExpandUint64x2
OpExpandUint64x4
OpExpandUint64x8
- OpExtendLo2ToInt64x2Int8x16
- OpExtendLo2ToInt64x2Int16x8
- OpExtendLo2ToInt64x2Int32x4
- OpExtendLo2ToUint64x2Uint8x16
- OpExtendLo2ToUint64x2Uint16x8
- OpExtendLo2ToUint64x2Uint32x4
- OpExtendLo4ToInt32x4Int8x16
- OpExtendLo4ToInt32x4Int16x8
- OpExtendLo4ToInt64x4Int8x16
- OpExtendLo4ToInt64x4Int16x8
- OpExtendLo4ToUint32x4Uint8x16
- OpExtendLo4ToUint32x4Uint16x8
- OpExtendLo4ToUint64x4Uint8x16
- OpExtendLo4ToUint64x4Uint16x8
- OpExtendLo8ToInt16x8Int8x16
- OpExtendLo8ToInt32x8Int8x16
- OpExtendLo8ToInt64x8Int8x16
- OpExtendLo8ToUint16x8Uint8x16
- OpExtendLo8ToUint32x8Uint8x16
- OpExtendLo8ToUint64x8Uint8x16
+ OpExtendLo2ToInt64Int8x16
+ OpExtendLo2ToInt64Int16x8
+ OpExtendLo2ToInt64Int32x4
+ OpExtendLo2ToUint64Uint8x16
+ OpExtendLo2ToUint64Uint16x8
+ OpExtendLo2ToUint64Uint32x4
+ OpExtendLo4ToInt32Int8x16
+ OpExtendLo4ToInt32Int16x8
+ OpExtendLo4ToInt64Int8x16
+ OpExtendLo4ToInt64Int16x8
+ OpExtendLo4ToUint32Uint8x16
+ OpExtendLo4ToUint32Uint16x8
+ OpExtendLo4ToUint64Uint8x16
+ OpExtendLo4ToUint64Uint16x8
+ OpExtendLo8ToInt16Int8x16
+ OpExtendLo8ToInt32Int8x16
+ OpExtendLo8ToInt64Int8x16
+ OpExtendLo8ToUint16Uint8x16
+ OpExtendLo8ToUint32Uint8x16
+ OpExtendLo8ToUint64Uint8x16
OpExtendToInt16Int8x16
OpExtendToInt16Int8x32
OpExtendToInt32Int8x16
@@ -90896,102 +90896,102 @@ var opcodeTable = [...]opInfo{
generic: true,
},
{
- name: "ExtendLo2ToInt64x2Int8x16",
+ name: "ExtendLo2ToInt64Int8x16",
argLen: 1,
generic: true,
},
{
- name: "ExtendLo2ToInt64x2Int16x8",
+ name: "ExtendLo2ToInt64Int16x8",
argLen: 1,
generic: true,
},
{
- name: "ExtendLo2ToInt64x2Int32x4",
+ name: "ExtendLo2ToInt64Int32x4",
argLen: 1,
generic: true,
},
{
- name: "ExtendLo2ToUint64x2Uint8x16",
+ name: "ExtendLo2ToUint64Uint8x16",
argLen: 1,
generic: true,
},
{
- name: "ExtendLo2ToUint64x2Uint16x8",
+ name: "ExtendLo2ToUint64Uint16x8",
argLen: 1,
generic: true,
},
{
- name: "ExtendLo2ToUint64x2Uint32x4",
+ name: "ExtendLo2ToUint64Uint32x4",
argLen: 1,
generic: true,
},
{
- name: "ExtendLo4ToInt32x4Int8x16",
+ name: "ExtendLo4ToInt32Int8x16",
argLen: 1,
generic: true,
},
{
- name: "ExtendLo4ToInt32x4Int16x8",
+ name: "ExtendLo4ToInt32Int16x8",
argLen: 1,
generic: true,
},
{
- name: "ExtendLo4ToInt64x4Int8x16",
+ name: "ExtendLo4ToInt64Int8x16",
argLen: 1,
generic: true,
},
{
- name: "ExtendLo4ToInt64x4Int16x8",
+ name: "ExtendLo4ToInt64Int16x8",
argLen: 1,
generic: true,
},
{
- name: "ExtendLo4ToUint32x4Uint8x16",
+ name: "ExtendLo4ToUint32Uint8x16",
argLen: 1,
generic: true,
},
{
- name: "ExtendLo4ToUint32x4Uint16x8",
+ name: "ExtendLo4ToUint32Uint16x8",
argLen: 1,
generic: true,
},
{
- name: "ExtendLo4ToUint64x4Uint8x16",
+ name: "ExtendLo4ToUint64Uint8x16",
argLen: 1,
generic: true,
},
{
- name: "ExtendLo4ToUint64x4Uint16x8",
+ name: "ExtendLo4ToUint64Uint16x8",
argLen: 1,
generic: true,
},
{
- name: "ExtendLo8ToInt16x8Int8x16",
+ name: "ExtendLo8ToInt16Int8x16",
argLen: 1,
generic: true,
},
{
- name: "ExtendLo8ToInt32x8Int8x16",
+ name: "ExtendLo8ToInt32Int8x16",
argLen: 1,
generic: true,
},
{
- name: "ExtendLo8ToInt64x8Int8x16",
+ name: "ExtendLo8ToInt64Int8x16",
argLen: 1,
generic: true,
},
{
- name: "ExtendLo8ToUint16x8Uint8x16",
+ name: "ExtendLo8ToUint16Uint8x16",
argLen: 1,
generic: true,
},
{
- name: "ExtendLo8ToUint32x8Uint8x16",
+ name: "ExtendLo8ToUint32Uint8x16",
argLen: 1,
generic: true,
},
{
- name: "ExtendLo8ToUint64x8Uint8x16",
+ name: "ExtendLo8ToUint64Uint8x16",
argLen: 1,
generic: true,
},
diff --git a/src/cmd/compile/internal/ssa/rewriteAMD64.go b/src/cmd/compile/internal/ssa/rewriteAMD64.go
index 5fed6a8063..0c04410074 100644
--- a/src/cmd/compile/internal/ssa/rewriteAMD64.go
+++ b/src/cmd/compile/internal/ssa/rewriteAMD64.go
@@ -3274,64 +3274,64 @@ func rewriteValueAMD64(v *Value) bool {
return rewriteValueAMD64_OpExpandUint8x32(v)
case OpExpandUint8x64:
return rewriteValueAMD64_OpExpandUint8x64(v)
- case OpExtendLo2ToInt64x2Int16x8:
+ case OpExtendLo2ToInt64Int16x8:
v.Op = OpAMD64VPMOVSXWQ128
return true
- case OpExtendLo2ToInt64x2Int32x4:
+ case OpExtendLo2ToInt64Int32x4:
v.Op = OpAMD64VPMOVSXDQ128
return true
- case OpExtendLo2ToInt64x2Int8x16:
+ case OpExtendLo2ToInt64Int8x16:
v.Op = OpAMD64VPMOVSXBQ128
return true
- case OpExtendLo2ToUint64x2Uint16x8:
+ case OpExtendLo2ToUint64Uint16x8:
v.Op = OpAMD64VPMOVZXWQ128
return true
- case OpExtendLo2ToUint64x2Uint32x4:
+ case OpExtendLo2ToUint64Uint32x4:
v.Op = OpAMD64VPMOVZXDQ128
return true
- case OpExtendLo2ToUint64x2Uint8x16:
+ case OpExtendLo2ToUint64Uint8x16:
v.Op = OpAMD64VPMOVZXBQ128
return true
- case OpExtendLo4ToInt32x4Int16x8:
+ case OpExtendLo4ToInt32Int16x8:
v.Op = OpAMD64VPMOVSXWD128
return true
- case OpExtendLo4ToInt32x4Int8x16:
+ case OpExtendLo4ToInt32Int8x16:
v.Op = OpAMD64VPMOVSXBD128
return true
- case OpExtendLo4ToInt64x4Int16x8:
+ case OpExtendLo4ToInt64Int16x8:
v.Op = OpAMD64VPMOVSXWQ256
return true
- case OpExtendLo4ToInt64x4Int8x16:
+ case OpExtendLo4ToInt64Int8x16:
v.Op = OpAMD64VPMOVSXBQ256
return true
- case OpExtendLo4ToUint32x4Uint16x8:
+ case OpExtendLo4ToUint32Uint16x8:
v.Op = OpAMD64VPMOVZXWD128
return true
- case OpExtendLo4ToUint32x4Uint8x16:
+ case OpExtendLo4ToUint32Uint8x16:
v.Op = OpAMD64VPMOVZXBD128
return true
- case OpExtendLo4ToUint64x4Uint16x8:
+ case OpExtendLo4ToUint64Uint16x8:
v.Op = OpAMD64VPMOVZXWQ256
return true
- case OpExtendLo4ToUint64x4Uint8x16:
+ case OpExtendLo4ToUint64Uint8x16:
v.Op = OpAMD64VPMOVZXBQ256
return true
- case OpExtendLo8ToInt16x8Int8x16:
+ case OpExtendLo8ToInt16Int8x16:
v.Op = OpAMD64VPMOVSXBW128
return true
- case OpExtendLo8ToInt32x8Int8x16:
+ case OpExtendLo8ToInt32Int8x16:
v.Op = OpAMD64VPMOVSXBD256
return true
- case OpExtendLo8ToInt64x8Int8x16:
+ case OpExtendLo8ToInt64Int8x16:
v.Op = OpAMD64VPMOVSXBQ512
return true
- case OpExtendLo8ToUint16x8Uint8x16:
+ case OpExtendLo8ToUint16Uint8x16:
v.Op = OpAMD64VPMOVZXBW128
return true
- case OpExtendLo8ToUint32x8Uint8x16:
+ case OpExtendLo8ToUint32Uint8x16:
v.Op = OpAMD64VPMOVZXBD256
return true
- case OpExtendLo8ToUint64x8Uint8x16:
+ case OpExtendLo8ToUint64Uint8x16:
v.Op = OpAMD64VPMOVZXBQ512
return true
case OpExtendToInt16Int8x16:
diff --git a/src/cmd/compile/internal/ssagen/simdintrinsics.go b/src/cmd/compile/internal/ssagen/simdintrinsics.go
index 8b9fe3afdc..5a95761228 100644
--- a/src/cmd/compile/internal/ssagen/simdintrinsics.go
+++ b/src/cmd/compile/internal/ssagen/simdintrinsics.go
@@ -388,26 +388,26 @@ func simdIntrinsics(addF func(pkg, fn string, b intrinsicBuilder, archFamilies .
addF(simdPackage, "Uint64x2.Expand", opLen2(ssa.OpExpandUint64x2, types.TypeVec128), sys.AMD64)
addF(simdPackage, "Uint64x4.Expand", opLen2(ssa.OpExpandUint64x4, types.TypeVec256), sys.AMD64)
addF(simdPackage, "Uint64x8.Expand", opLen2(ssa.OpExpandUint64x8, types.TypeVec512), sys.AMD64)
- addF(simdPackage, "Int8x16.ExtendLo2ToInt64x2", opLen1(ssa.OpExtendLo2ToInt64x2Int8x16, types.TypeVec128), sys.AMD64)
- addF(simdPackage, "Int16x8.ExtendLo2ToInt64x2", opLen1(ssa.OpExtendLo2ToInt64x2Int16x8, types.TypeVec128), sys.AMD64)
- addF(simdPackage, "Int32x4.ExtendLo2ToInt64x2", opLen1(ssa.OpExtendLo2ToInt64x2Int32x4, types.TypeVec128), sys.AMD64)
- addF(simdPackage, "Uint8x16.ExtendLo2ToUint64x2", opLen1(ssa.OpExtendLo2ToUint64x2Uint8x16, types.TypeVec128), sys.AMD64)
- addF(simdPackage, "Uint16x8.ExtendLo2ToUint64x2", opLen1(ssa.OpExtendLo2ToUint64x2Uint16x8, types.TypeVec128), sys.AMD64)
- addF(simdPackage, "Uint32x4.ExtendLo2ToUint64x2", opLen1(ssa.OpExtendLo2ToUint64x2Uint32x4, types.TypeVec128), sys.AMD64)
- addF(simdPackage, "Int8x16.ExtendLo4ToInt32x4", opLen1(ssa.OpExtendLo4ToInt32x4Int8x16, types.TypeVec128), sys.AMD64)
- addF(simdPackage, "Int16x8.ExtendLo4ToInt32x4", opLen1(ssa.OpExtendLo4ToInt32x4Int16x8, types.TypeVec128), sys.AMD64)
- addF(simdPackage, "Int8x16.ExtendLo4ToInt64x4", opLen1(ssa.OpExtendLo4ToInt64x4Int8x16, types.TypeVec256), sys.AMD64)
- addF(simdPackage, "Int16x8.ExtendLo4ToInt64x4", opLen1(ssa.OpExtendLo4ToInt64x4Int16x8, types.TypeVec256), sys.AMD64)
- addF(simdPackage, "Uint8x16.ExtendLo4ToUint32x4", opLen1(ssa.OpExtendLo4ToUint32x4Uint8x16, types.TypeVec128), sys.AMD64)
- addF(simdPackage, "Uint16x8.ExtendLo4ToUint32x4", opLen1(ssa.OpExtendLo4ToUint32x4Uint16x8, types.TypeVec128), sys.AMD64)
- addF(simdPackage, "Uint8x16.ExtendLo4ToUint64x4", opLen1(ssa.OpExtendLo4ToUint64x4Uint8x16, types.TypeVec256), sys.AMD64)
- addF(simdPackage, "Uint16x8.ExtendLo4ToUint64x4", opLen1(ssa.OpExtendLo4ToUint64x4Uint16x8, types.TypeVec256), sys.AMD64)
- addF(simdPackage, "Int8x16.ExtendLo8ToInt16x8", opLen1(ssa.OpExtendLo8ToInt16x8Int8x16, types.TypeVec128), sys.AMD64)
- addF(simdPackage, "Int8x16.ExtendLo8ToInt32x8", opLen1(ssa.OpExtendLo8ToInt32x8Int8x16, types.TypeVec256), sys.AMD64)
- addF(simdPackage, "Int8x16.ExtendLo8ToInt64x8", opLen1(ssa.OpExtendLo8ToInt64x8Int8x16, types.TypeVec512), sys.AMD64)
- addF(simdPackage, "Uint8x16.ExtendLo8ToUint16x8", opLen1(ssa.OpExtendLo8ToUint16x8Uint8x16, types.TypeVec128), sys.AMD64)
- addF(simdPackage, "Uint8x16.ExtendLo8ToUint32x8", opLen1(ssa.OpExtendLo8ToUint32x8Uint8x16, types.TypeVec256), sys.AMD64)
- addF(simdPackage, "Uint8x16.ExtendLo8ToUint64x8", opLen1(ssa.OpExtendLo8ToUint64x8Uint8x16, types.TypeVec512), sys.AMD64)
+ addF(simdPackage, "Int8x16.ExtendLo2ToInt64", opLen1(ssa.OpExtendLo2ToInt64Int8x16, types.TypeVec128), sys.AMD64)
+ addF(simdPackage, "Int16x8.ExtendLo2ToInt64", opLen1(ssa.OpExtendLo2ToInt64Int16x8, types.TypeVec128), sys.AMD64)
+ addF(simdPackage, "Int32x4.ExtendLo2ToInt64", opLen1(ssa.OpExtendLo2ToInt64Int32x4, types.TypeVec128), sys.AMD64)
+ addF(simdPackage, "Uint8x16.ExtendLo2ToUint64", opLen1(ssa.OpExtendLo2ToUint64Uint8x16, types.TypeVec128), sys.AMD64)
+ addF(simdPackage, "Uint16x8.ExtendLo2ToUint64", opLen1(ssa.OpExtendLo2ToUint64Uint16x8, types.TypeVec128), sys.AMD64)
+ addF(simdPackage, "Uint32x4.ExtendLo2ToUint64", opLen1(ssa.OpExtendLo2ToUint64Uint32x4, types.TypeVec128), sys.AMD64)
+ addF(simdPackage, "Int8x16.ExtendLo4ToInt32", opLen1(ssa.OpExtendLo4ToInt32Int8x16, types.TypeVec128), sys.AMD64)
+ addF(simdPackage, "Int16x8.ExtendLo4ToInt32", opLen1(ssa.OpExtendLo4ToInt32Int16x8, types.TypeVec128), sys.AMD64)
+ addF(simdPackage, "Int8x16.ExtendLo4ToInt64", opLen1(ssa.OpExtendLo4ToInt64Int8x16, types.TypeVec256), sys.AMD64)
+ addF(simdPackage, "Int16x8.ExtendLo4ToInt64", opLen1(ssa.OpExtendLo4ToInt64Int16x8, types.TypeVec256), sys.AMD64)
+ addF(simdPackage, "Uint8x16.ExtendLo4ToUint32", opLen1(ssa.OpExtendLo4ToUint32Uint8x16, types.TypeVec128), sys.AMD64)
+ addF(simdPackage, "Uint16x8.ExtendLo4ToUint32", opLen1(ssa.OpExtendLo4ToUint32Uint16x8, types.TypeVec128), sys.AMD64)
+ addF(simdPackage, "Uint8x16.ExtendLo4ToUint64", opLen1(ssa.OpExtendLo4ToUint64Uint8x16, types.TypeVec256), sys.AMD64)
+ addF(simdPackage, "Uint16x8.ExtendLo4ToUint64", opLen1(ssa.OpExtendLo4ToUint64Uint16x8, types.TypeVec256), sys.AMD64)
+ addF(simdPackage, "Int8x16.ExtendLo8ToInt16", opLen1(ssa.OpExtendLo8ToInt16Int8x16, types.TypeVec128), sys.AMD64)
+ addF(simdPackage, "Int8x16.ExtendLo8ToInt32", opLen1(ssa.OpExtendLo8ToInt32Int8x16, types.TypeVec256), sys.AMD64)
+ addF(simdPackage, "Int8x16.ExtendLo8ToInt64", opLen1(ssa.OpExtendLo8ToInt64Int8x16, types.TypeVec512), sys.AMD64)
+ addF(simdPackage, "Uint8x16.ExtendLo8ToUint16", opLen1(ssa.OpExtendLo8ToUint16Uint8x16, types.TypeVec128), sys.AMD64)
+ addF(simdPackage, "Uint8x16.ExtendLo8ToUint32", opLen1(ssa.OpExtendLo8ToUint32Uint8x16, types.TypeVec256), sys.AMD64)
+ addF(simdPackage, "Uint8x16.ExtendLo8ToUint64", opLen1(ssa.OpExtendLo8ToUint64Uint8x16, types.TypeVec512), sys.AMD64)
addF(simdPackage, "Int8x16.ExtendToInt16", opLen1(ssa.OpExtendToInt16Int8x16, types.TypeVec256), sys.AMD64)
addF(simdPackage, "Int8x32.ExtendToInt16", opLen1(ssa.OpExtendToInt16Int8x32, types.TypeVec512), sys.AMD64)
addF(simdPackage, "Int8x16.ExtendToInt32", opLen1(ssa.OpExtendToInt32Int8x16, types.TypeVec512), sys.AMD64)